От: D&R SoC News Alert [SoC-NewsAlert@design-reuse.com]
Отправлено: 22 марта 2005 г. 14:02
Кому: Michael Dolinsky
Тема: D&R SoC News Alert - March 22, 2005
DR SoC News Alert
Design And ReuseDesign And ReuseDesign And Reuse
EETimes Network
March 22, 2005    


Michael,
Welcome to the issue of March 22, 2005 of D&R SoC News Alert, our email update to provide you with the latest news and information in the System-On-Chip Community.

SPONSORED BY: eASIC, Corp.

  • NRE-free Structured ASIC
  • ASIC-like unit-cost, power and performance
  • FPGA-like ease of design (SRAM-LUT)
  • Flexible exchange between logic and distributed memory
  • No minimum volume required
  • Turnaround: < 2 weeks
  • Built-in clock tree, BIST, scan chain and power distribution
  • Easy post-fabrication debug - LUT reload
  • Variety of configurable I/Os
  • Embedded 8051 microcontroller

    Register to receive free budgetary quote and get access to design tools

  • Host-Side SATALink 2- or 4-Port with PCI Express Core from Silicon Image
    Secure Hash Algorithm Accelerator (512-bit) from Athena
    USB 2.0 (LS, FS & HS) On-The-Go IP Core with ULPI Interface from ASICS World Services
    K9K2G16Q0M, Flash Memory Vital Model from HDL Design House
    Low TC Shunt Voltage Reference on TSMC 0.18um from LTRIM Technologies
    CellMath Modular Exponentiation Core from Arithmatica
    32/64-bit Application Adaptive Processor from Advanced Architectures
    Simics Hindsight, a complete, general-purpose tool for reverse execution and debugging of arbitrary electronic systems from Virtutech
    Wanted IPs :
  • FM receiver
  • 10/100 PHY & USB2.0 PHY in SMIC 0.18um or 0.15um
  • Low-power flow enables multi-supply voltage ICs
    Variables dictate 'right' SoC-SiP mix for phones
    Reusable Verification Environment for Core based Designs
    Breathing life into hardware and software codesign
    Doing ESL design: the earlier, the better
    Architectures: On-chip interconnect gets off the bus
    The Great Debate: SOC vs. SIP
    FPGA merger with processors gathers steam
    Structured ASICs walk a fine line
    System-in-package (SIP) may not be that simple
    Video codec is a study in power
    IP/SOC PRODUCTS
    Xelic Announces SONET/SDH Tributary Payload Processor Core Availability for Integration into ASIC or FPGA Networking Applications
    Silicon Design Chain Collaboration Demonstrates Significant 90-nanometer Total Power reduction; Applied Materials, ARM, Cadence and TSMC Integrated Capabilities Deliver Silicon-Validated Power Reduction
    LTRIM LTR1761 LDO Voltage Regulator IP Available for IBM 0.13um Process Technology
    IPCore and eMemory form alliance to provide a comprehensive single-poly OTP solution
    STRUCTURED ASIC
    ChipX Accelerates Development of XM Satellite Radio Receivers; ChipX Structured ASICs Provide Fast Turnaround Time, Low Risk to High-volume Production
    DEALS
    Zoran's COACH 7 Processor Powers Samsung's New 7 and 5 Megapixel Digital Cameras
    Zoran Corporation Licenses Kilopass' XPM Memory Technology; Standard CMOS Technology Adds On-Chip Security ID to Digital Entertainment Products
    RF Engines contracted to supply signal processing cores to leading mobile telecommunications company
    Huaya Microelectronics Ltd Licenses MIPS Processor for Its DTV Products
    Arithmatica IP selected by Xilinx for Virtex-4 XtremeDSP(TM) Slice
    BUSINESS
    MoSys Signs First EDA to Its International Sales Representative Network; Newest Partnership Covers UK and Ireland
    EDA exec offers alternative IP channel
    Xilinx R&D Center in India Helping Customers Worldwide Benefit From Programmable Chip Technologies; Creates 12 IP Cores in First Year of Operation Through Partnership with CMC
    Rambus Opens Design Center In Bangalore, India
    FINANCIAL RESULTS
    Rambus Updates First Quarter 2005 Financial Guidance
    CEVA to file Form 12b-25 With the Securities and Exchange Commission
    LEGAL
    Infineon Technologies and Rambus Conclude Broad Licensing Agreement
    SigmaTel, Inc. Files Formal Complaint with ITC Against Actions Semiconductor for MP3 Player Technology Patent Infringement
    PEOPLE
    Dr. Edward C. Ross, President Emeritus of TSMC, Joins Open-Silicon Board of Directors
    Rambus Appoints J. Thomas Bentley to its Board of Directors
    EMBEDDED SYSTEMS
    Conexant and Interpeak Launch 802.11 Wireless Solution for Embedded Developers
    WISchip Rolls Out New System-on-Chip Streaming Media Encoding Solution
    Virtio Jumpstarts Mobile Multimedia with Support for Texas Instruments OMAPV1030 Platform
    SeaSolve Software Inc. Announces IEEE 802.15.4 WPAN And IEEE 802.11 WLAN Compliance Test And Analysis Solution
    Texas Instruments and Imagination Technologies Create Gaming and Graphics Ecosystem Leveraging TI's OMAP 2 "All in One Mobile Entertainment" Platform
    FOUNDRIES
    UMC considers taking 15% stake in Chinese fab
    Tower Semiconductor Honored by ON Semiconductor for Outstanding Support
    FPGA/CPLD
    Altera Demonstrates Industry's First FPGA Solution Enabling Video-Over-IP at CCBN
    Teldix Selects Actel's ProASIC Plus FPGAs for Multi-Processor Boards Used in the Eurofighter Project
    FABLESS
    Fabless firms outpace IDMs in costs, gross margins
    FSA Announces 27 Percent Worldwide Fabless Revenue Growth in 2004
    OTHER
    Virtual Silicon's Ground-breaking Mobilize Power Management IP Wins EDN INNOVATION Award

    SPONSORED BY: MENTOR GRAPHICS

    Mentor Graphics, World Leader in Ethernet IP, Gives Europe Seminar Tour Addressing 10 Gigabit Challenges.
    April/May - Newbury, Munich, Paris, Milan, Nice

    Click here and select "Europe" for more information and registration.



    Synopsys -:- PCI Express Free Webcast Series -:- March/April


    D&R Silicon IP / SoC Catalog :
    The world's largest directory of Silicon IP (Intellectual Property), SoC Configurable Design Platforms and SOPC Products from 200 vendors

    D&R Software IP Catalog :
    A catalog of Hardware dependent Software (HdS) ranging from embedded OS to Communication Stacks and Application Software

    D&R Verification IP Catalog :
    Speed up your verification of protocol-centric designs by finding the specific Verification IP you need (already more than 100 products listed !!!)



    Search for Silicon IP

    Search for Verification IP

    Search for Software IP

    Find an Expert

    Industry Articles

    Latest News

    Tool Demos

    Free IP Cores


    DESIGN AND REUSE S.A.

    Corporate Headquarters:
    12 rue Ampere
    BP 267
    38 016 Grenoble Cedex 1
    FRANCE
    Tel: +33 476 21 31 02
    Fax: +33 476 49 00 52

    US office:
    5600 Mowry School Road
    Suite 180
    Newark, CA 94560
    USA
    Tel: +1 510 656 1445
    Fax: +1 510 656 0995


    REGISTER:
    If this newsletter was forwarded to you by a colleague, you can have it sent directly to you at no cost. To register for D&R SoC News Alert, go to: http://www.us.design-reuse.com/users/signup.php

    UPDATE YOUR PROFILE / UNSUBSCRIBE :
    You are subscribed as dolinsky@gsu.by and you receive this Alert once a week in html format.

    * If you wish to unsubscribe, you can do it there: http://www.us.design-reuse.com/users/alert.php?u=32546&e=dolinsky@gsu.by

    * If you need to change the e-mail address at which you receive this newsletter, you can do it there

    * If you need to update your user profile for receiving this letter on another time basis or in another format, you can do it there:
    http://www.us.design-reuse.com/users/alert.php?u=32546&e=dolinsky@gsu.by

    The SoC News Alert can be delivered :
    - Twice a week, once a week or once a month
    - In html or text format

    COMMENTS / SUGGESTIONS / QUESTIONS:
    Anything about the contents of this alert can be directed to : support@design-reuse.com

    PASS IT ON. . .
    Feel free to forward this newsletter to your colleagues.